Design & Optimization of Finfet Based Schmitt Trigger Using Leakage Reduction Techniques
ثبت نشده
چکیده
In this proposed work we are applying valuable power gating schemes to FinFET based Schmitt trigger to enhance its performance by reducing the leakage current in standby mode (off-state mode). The power gating schemes like Sleep Transistor approach and Multi-Threshold CMOS (MTCMOS) and Double-Threshold CMOS (DTCMOS) have been analysed and simulated which shows the tremendous reduction in the leakage current thus increasing the stability of the design. In this paper, different consecutive designs of PULL-UP and PULL-DOWN networks of NMOS and PMOS are applied to FinFET based Schmitt trigger one after another. Due to this treatment of PULL-UP and PULL-DOWN network, controlled voltage supply is obtained and the current driving capability of the design is increased, the hence less Gate leakage current is formed. This provides the motivation to explore the design of low leakage FinFET based Schmitt trigger. Simulation is performed on the cadence virtuoso tool in 45nm technology and simulation results revealed that there is a significant reduction in leakage current for this proposed design.
منابع مشابه
Independent Gate Finfet Sram Cell Using Leakage Reduction Techniques
1 Research Scholar of Sagar Institute of Research & Technology, Bhopal, Madhya Pradesh, India 2 Professor, Dept. of Electronics and Communication, Sagar Institute of Research & Technology, Bhopal, Madhya Pradesh, India. __________________________________________________________________________________________ Abstract: Scaling of devices in bulk CMOS technology contributes to short channel effe...
متن کاملAnalysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
In low power SRAM memory cell design Power dissipation through standby leakage and dynamic loss is a major problem. this paper is mainly based on low power cell operation and delay of SRAM designing this paper presents a novel technique to reduce short circuit power. The differential SRAM for ultra low voltage design for Schmitt trigger (ST) is analyzed using 180nm CMOS technology. Schmitt trig...
متن کاملPower Optimization at Nanoscale Using Finfets and Its Comparison with Cmos
Amount of power consumption is one of the important measures of performance of an integrated circuit. CMOS is the latest technology which is in use till date. This paper gives an overview of the power dissipation occurring in CMOS circuit. The paper then describes the advantages and limitations of power optimization techniques of CMOS. As we go deeper into the nanometer scale, MOS transistors f...
متن کاملLeakage Current And Dynamic Power Analysis Of Finfet Based 7t Sram At 45nm Technology
As technology is scaled down, the importance of leakage current and power analysis for memory design is increasing. In this paper, we discover an option for low power interconnect synthesis at the 45nm node and beyond, using Fin-type Field-Effect Transistors (FinFETs) which are a promising substitute for bulk CMOS at the considered gate lengths. We consider a mechanism for improving FinFETs eff...
متن کاملFinfet Based Sram Design for Low Power Applications
Industry demands Low-Power and HighPerformance devices now-a-days. Among the various embedded memory technologies, SRAM provides the highest performance along with low standby power consumption. In CMOS circuits, high leakage current in deep-submicron regimes is becoming a significant contributor to power dissipation due to reduction in threshold voltage, channel length, and gate oxide thicknes...
متن کامل